A two-stage amplifier; operational at 0.8V and drawing 7,uA, has been integrated in a standard digital 0.18um CMOS process. Rail-to-rail operations at the input are enabled by complementary transistor pairs with g, control.
Introduction
Constant IC feature size scaling and use of battery powered devices drive nowadays ICs towards reduced supply voltages. Unlike digital circuits, analog circuits do not always benefit from the low supply conditions. The dynamic range is reduced when decreasing signals in a circuit. To increase it, a low-voltage operational amplifier, the main building block in analog and mixed mode circuits, has to deal with signals that extend from rail to rail. An additional challenge in the low-voltage design is the requirement for new circuit solutions because of the fact that the threshold voltage is not scaled proportionally with the supply voltage.
Compact low-voltage power-efficient amplifiers are described in [1] [2] [3] [4] . These amplifiers have very good railto-rail complementary input stages and current efficient rail-to-rail class-AB output stages. The minimum supply voltage they are able to operate with is equal to two gatesource plus two saturation voltages (2.5 V in [2] ).
To ensure operation close to IV with transistors having relatively high threshold voltages several design techniques such as input level shift [5] , bulk driving [6] [7] , current driven bulk [8] , floating-gate MOSFET [9] and DT-MOS [10] have been developed. Even though it is possible to overcome the threshold voltage problems, these methods have some disadvantages. Level shifting using resistors increases noise and area, bulk-driven transistors (as well as floating-gate) result in smaller transconductance and therefore less GBW and more noise, are prone to latch-up, and the polarity of the transistor is technology dependent. DTMOS and floating-gate MOSFET require expensive non-standard processing steps.
The amplifier presented here is designed using the approach from [1] [2] and a very efficient sub-lV operation is achieved with nMOS (pMOS) transistors having a threshold voltage of 0.45V (-0.5V) by biasing them in subthreshold. In the next chapter the amplifier topology will be presented. Subsequently measurement results will be compared to simulations and finally conclusions will be drawn.
Amplifier Description
The amplifier implemented is shown in Figure 1 . Its input, output stage and frequency compensation method are described in the following subsections.
Rail-to-rail Input Stage
A well known method for obtaining a rail-to-rail operation at the input is placing two differential pairs (nMOS and pMOS) in parallel. For low values of common-mode voltage the pMOS transistor pair (M3-M4) will be on, while for high common-mode voltages the nMOS pair (M1-M2) is on. The minimum necessary supply voltage for this configuration is:
Vsup,mrin = VGSn + VGSp + VDSatn + VDSatp (1) where VGsn and VGsP are the gate-source voltages of the nMOS and pMOS input transistor pairs, and VDSatn and VDSatp are the saturation voltages of the current sources M9 and M1O. For 0.8V operation, the input transistors are biased in weak inversion (2x0.3V + 2x0.1V = 0.8V).
A problem when using a complementary input stage is that the transconductance varies over the input commonmode voltage range, impeding an optimal frequency compensation. In fact, in the middle part of the common-mode voltage range, both input pairs are active at the same time, and the sum of their drain currents is two times the current in the outer part of the common-mode voltage range, when only one of the input pairs is on. Therefore some extra circuitry is needed to keep the total g. constant. In this amplifier, g. control is provided by current switches M5-M8. Several g. control methods have been developed for different regions of operation of input transistors [1, 4] . A good feature of the input stage with the current switches g. control applied here is that it delivers a constant output current to the summing circuit, consisting of a 
Class AB Output Stage
To ensure output rail-to-rail operations, the output transistors M27-M28 are connected in a common-source configuration. For the efficient use of the power supply they have to be biased in class AB. Compact class-AB output stages are presented in e.g. [1] [2] [3] . In our amplifier, class-AB operations are allowed by the control transistors M19-M20. These transistors are driven by the signal currents from the summing circuit transistors M14 and M16, and their gates are kept at a constant voltage by two pairs of diode-connected transistors (M22-M23 and M25-M26). The diode-connected transistors, the class-AB control transistors, and the output transistor form two translinear loops (M27, M19, M22, M23 and M28, M20, M25, M26), which determine the bias current in the output transistors. Assuming that M22 and M19 have the same gate-source voltages and the same dimensions, M23 and M27 will have the same gate-source voltage as well, and the output quiescent current will be determined by the ratio of the aspect ratios of M27 and M23.
From Fig. 1 it can be concluded that the branch with stacked diodes needs two gate-source voltages plus one saturation voltage for proper operations. In this 0.8V implementation all transistors in the output stage except the current sources are biased in weak inversion. A weak point of this implementation is that the output current varies as a function of the supply voltage.
Complete Realization
The dimensions of the components shown in Fig. 1 non-dominant pole to higher frequencies. This is due to the fact that the cascode transistors are included in the Miller loop, since the compensating capacitors are placed between the drains of the output transistors and the sources of the cascode transistors. The frequency of the nondominant pole when using the classical Miller compensation depends on the load capacitor, the transconductance of the output transistor, and its gate-source capacitance approximately as gmj(CL + Cg9), and it can be adjusted by changing the current in the output transistor. But since the main goal in this design was a very low current consumption, having at the same time transistors forming translinear loops with two diodes stacked on only 0.7V, it was not possible to obtain optimal frequency compensation with the classical Miller technique, and the cascoded Miller is used instead.
In this implementation, the class-AB control transistors are biased by the summing circuit, which is feasible since the output current of the first stage for the used g, control method is not dependent of the common-mode voltage.
To obtain an output circuit independent of the g, control method, with minimized noise and minimized dependence of the quiescent output current on the supply voltage, the compact operational amplifiers described in [1] [2] have two high-swing current mirrors biased by a floating current source. For proper operation the two current mirrors need two gate-source voltages in strong inversion, and this implementation is not feasible for 0.8V operations in the technology used here.
Amplifier Performance
The amplifier has been fabricated in a standard digital 0.18,um n-well CMOS process (threshold voltages of 0.45V and -0.5V for nMOs and pMOS, respectively). The chip photograph is shown in Fig. 2 .
This increase is due to the increase of the quiescent current in the output transistors for higher supply voltage.
The simulated GBW variation as a function of the common-mode voltage is compared to the measured variation in Fig. 4 . The measured variation is 8%, which is very close to the variations for transistors in weak inversion found in the literature [1, 5] . Measurement results when the amplifier is connected in a unity-gain buffer configuration are shown in Fig. 5 . Large (300mV) and small (5OmV) 250kHz input step signals are shown, along with the respective measured and simulated outputs. The measured slew rate is 0.6V/,us,
Using a lpF Miller capacitor, the simulated unity-gain frequency (GBW) is 1. IMHz for a 5pF load, with a phase margin of 71°. The simulated DC gain is 84dB, while the measured value is 74dB. The capacitive load in the measurement setup is estimated at 12pF in parallel to 100kQ. The measured unity-gain frequency is 870kHz. When reducing the supply voltage to 0.7V, the amplifier will still be operational, with a GBW reduced to 760kHz. Simulated and measured frequency characteristics are compared in Fig. 3 frequency response of the amplifier.
The measured current consumption for this amplifier is 7,uA with 0.8V supply voltage, and it is simulated that the supply current will increase to 10.5 ,uA for VDD of 1.5 V.
matching well the simulated 0.66V/,us. Due to the high load capacitance, the phase margin of the amplifier is reduced, compared to the simulated value, and therefore an overshoot can be noticed in the measured response. It has been simulated that the frequency response of the buffer starts deteriorating for common-mode voltages 50mV from the supply rails. When the amplifier is loaded resistively in the unity-gain buffer configuration, it has been measured that the output signal will be clipped ±20mV from the supply with a lkQ load, while simulations show clipping at VDD-16mV and Vss+10 mV. The simulated value of the maximum current that can be delivered is 2mA for an output voltage 100mV from the supply rails. 
Conclusion
The designed amplifier shows very good performances concerning low-voltage, low-power, rail-to-rail operations, and it is capable of driving resistive loads efficiently as well. Its design is based on a robust approach, and lowpower operations are achieved by the use of very low bias currents in a modern technology.
The main properties of rail-to-rail, low-voltage amplifiers found in the literature are summarized in Table 2 , and the properties of the amplifier designed in this work are listed in Table 3 . If the ratio of GBW to power consumption (for the same load) is taken as a figure of merit, as proposed in [2] , the amplifier described here shows superior performance compared to the amplifiers in Table 2 6. References
